



SOP-8



Product Summary

- V_{DS} 100V
- I_D 12A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) <17 mohm
- $R_{DS(ON)}$ (at $V_{GS}=6V$) <19 mohm
- 100% UIS Tested
- 100% ∇V_{DS} Tested

General Description

- Trench Power MV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Applications

- Motor control and drive
- Battery management
- UPS

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

| Parameter | Symbol | Maximum | Unit |
|---|-------------------|-------------------------|-----------------------------|
| Drain-source Voltage | V_{DS} | 100 | V |
| Gate-source Voltage | V_{GS} | ± 20 | V |
| Drain Current | I_D | $T_A=25^\circ\text{C}$ | 12 |
| | | $T_A=100^\circ\text{C}$ | 7.6 |
| Pulsed Drain Current ^A | I_{DM} | 120 | A |
| Avalanche Energy, Single Pulse(L=10mH) | E_{AS} | 500 | mJ |
| Total Power Dissipation | P_D | 3.3 | W |
| Thermal Resistance Junction-Lead | $R_{\theta JL}$ | 19 | $^\circ\text{C} / \text{W}$ |
| Thermal Resistance Junction-to-Ambient ^B | $\leq 10\text{s}$ | 38 | |
| | Steady State | 66 | |
| Junction and Storage Temperature Range | T_J, T_{STG} | -55~+150 | $^\circ\text{C}$ |

■ Ordering Information (Example)

| PREFERRED P/N | PACKING CODE | Marking | MINIMUM PACKAGE(pcs) | INNER BOX QUANTITY(pcs) | OUTER CARTON QUANTITY(pcs) | DELIVERY MODE |
|---------------|--------------|---------|----------------------|-------------------------|----------------------------|---------------|
| LMS12N10A | F2 | Q12N10 | 2500 | 5000 | 40000 | 13" reel |

■ Electrical Characteristics (T_J=25°C unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
|---------------------------------------|---------------------|--|-----|------|------|-------|
| Static Parameter | | | | | | |
| Drain-Source Breakdown Voltage | BV _{DSS} | V _{GS} = 0V, I _D =250μA | 100 | | | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} =100V, V _{GS} =0V, T _J =25°C | | | 1 | μA |
| | | V _{DS} =80V, V _{GS} =0V, T _J =85°C | | | 50 | |
| Gate-Body Leakage Current | I _{GSS} | V _{GS} = ±20V, V _{DS} =0V | | | ±100 | nA |
| Gate Threshold Voltage | V _{GS(th)} | V _{DS} = V _{GS} , I _D =250μA | 2.0 | 3.0 | 4.0 | V |
| Static Drain-Source On-Resistance | R _{DS(on)} | V _{GS} =10V, I _D =12A | | 14 | 17 | mΩ |
| Transconductance | g _{fs} | V _{DS} =10V, I _D =10A | | 26 | | S |
| Diode Forward Voltage | V _{SD} | I _S =12A, V _{GS} =0V | | 0.9 | 1.2 | V |
| Maximum Body-Diode Continuous Current | I _S | | | | 12 | A |
| Dynamic Parameters | | | | | | |
| Input Capacitance | C _{iss} | V _{DS} =50V, V _{GS} =0V, f=1MHZ | | 3870 | | pF |
| Output Capacitance | C _{oss} | | | 185 | | |
| Reverse Transfer Capacitance | C _{rss} | | | 157 | | |
| Switching Parameters | | | | | | |
| Total Gate Charge (10V) | Q _g | V _{GS} =10V, V _{DD} =50V, I _D =12A | | 80 | | nC |
| Gate Source Charge | Q _{gs} | | | 12 | | |
| Gate Drain Charge | Q _{gd} | | | 25 | | |
| Turn-on Delay Time | t _{d(on)} | V _{GS} =10V, V _{DD} =50V, I _D =12A, R _{GEN} =1Ω | | 13 | | ns |
| Turn-on Rise Time | t _r | | | 14 | | |
| Turn-off Delay Time | t _{d(off)} | | | 25 | | |
| Turn-off Fall Time | t _f | | | 10 | | |
| Reverse Recovery Time | t _{rr} | V _R =50V, I _F =12A, dI _F /dt=100A/μs | | 33 | | ns |
| Reverse Recovery Charge | Q _{rr} | | | 54 | | nC |

A. Pulse Test: Pulse Width ≤ 300μs, Duty cycle ≤ 2%.

B. Surface Mounted on FR4 Board, t ≤ 10 sec.

■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. R_{dson} - Junction Temperature




Figure7 Safe Operation Area




Figure 8. Normalized Maximum Transient Thermal Impedance, Junction-to-Case

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test






Figure D: Diode Recovery Test Circuit & Waveforms



■ SOP-8 Package information



| DIMENSIONS | | | | | |
|------------|-------------|-------|-------------|-------|------|
| DIM | INCHES | | MM | | NOTE |
| | MIN | MAX | MIN | MAX | |
| A | 0.053 | 0.069 | 1.350 | 1.750 | |
| B | 0.004 | 0.010 | 0.100 | 0.250 | |
| C | 0.053 | 0.061 | 1.350 | 1.550 | |
| D | 0.013 | 0.020 | 0.330 | 0.510 | |
| E | 0.007 | 0.010 | 0.170 | 0.250 | |
| F | 0.189 | 0.197 | 4.800 | 5.000 | |
| G | 0.050 (BSC) | | 1.270 (BSC) | | |
| H | 0.228 | 0.244 | 5.800 | 6.200 | |
| J | 0.150 | 0.157 | 3.800 | 4.000 | |
| K | 0.016 | 0.050 | 0.400 | 1.270 | |
| θ | 0° | 8° | 0° | 8° | |