

• General Description

The LM8S9P03 combines advanced trench MOSFET technology with a low resistance package to provide extremely low RDS(ON). This device is ideal for load switch and battery protection applications.


• Features

- Advance high cell density Trench technology
- Low RDS(ON) to minimize conductive loss
- Low Gate Charge for fast switching
- Dual DIE in one package

• Application

- Power Management in Notebook Computer,
- Portable Equipment and Battery
- Powered Systems


• Product Summary



$$V_{DS} = -30V \quad I_D = -8A$$

$$R_{DS(ON)(10V \text{ typ})} = 13m\Omega$$

$$R_{DS(ON)(4.5V \text{ typ})} = 17m\Omega$$



• Package Marking and Ordering Information:

Product ID	Pack	Marking	Qty(PCS)
LM8S9P03	SOP-8	TF4435 XXXX YYYY	4000

• Absolute Maximum Ratings (T_C = 25°C)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _{D@TC=25°C}	-8.0	A
	I _{D@TC=75°C}	-6.0	A
	I _{D@TC=100°C}	-4.8	A
Pulsed Drain Current ①	I _{DM}	-35	A
Total Power Dissipation	P _{D@TC=25°C}	20	W
Total Power Dissipation	P _{D@TA=25°C}	0.9	W
Operating Junction Temperature	T _J	-55 to 150	°C
Storage Temperature	T _{STG}	-55 to 150	°C
Single Pulse Avalanche Energy	E _{AS}	30	mJ

● Thermal resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal resistance, junction - case	R_{thJC}	-	-	9.0	° C/W
Thermal resistance, junction - ambient	R_{thJA}	-	-	65	° C/W
Soldering temperature, wavesoldering for 8 s	T_{sold}	-	-	265	° C

● Electronic Characteristics

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	-30	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-1.2	-1.5	-2.5	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS} = -30, V_{GS} = 0V$	-	-	-1.0	μA
Gate- Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	± 100	nA
Static Drain-source On Resistance	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -8A$	-	13	18	m Ω
		$V_{GS} = -4.5V, I_D = -5A$	-	17	25	m Ω
Forward Transconductance	g_{FS}	$V_{DS} = -15V, I_D = -8A$	-	10	-	S
Source-drain voltage	V_{SD}	$I_S = -8A$	-	-	-1.20	V

● Electronic Characteristics

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Input capacitance	C_{iss}	$f = 1MHz$ $V_{DS} = -15V$ $V_{GS} = 0V$	-	1600	-	pF
Output capacitance	C_{oss}		-	350	-	
Reverse transfer capacitance	C_{rss}		-	300	-	

● Gate Charge characteristics ($T_a = 25^\circ C$)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Total gate charge	Q_g	$V_{DD} = -15V$	-	30.0	-	nC
Gate - Source charge	Q_{gs}	$I_D = -8.0A$	-	5.50	-	
Gate - Drain charge	Q_{gd}	$V_{GS} = -10V$	-	8.00	-	

Note: ① Pulse Test : Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;

Typical Electrical and Thermal Characteristics




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics




Figure 6 Drain-Source On-Resistance




Figure 7 Transfer Characteristics




Figure 8 Drain-Source On-Resistance




Figure 9 Rdson vs Vgs




Figure 10 Capacitance vs Vds




Figure 11 Gate Charge




Figure 12 Source- Drain Diode Forward




Figure 13 Safe Operation Area





Figure 14 Normalized Maximum Transient Thermal Impedance

SOP-8 Package Outline Dimensions



Unit: mm

SYMBOL	min	TYP	max	SYMBOL	min		max
A	4.80		5.25	C	1.30		1.75
A1	0.37		0.49	C1	0.55		0.75
A2		1.27		C2	0.55		0.65
A3		0.41		C3	0.05		0.20
B	5.80		6.20	C4	0.10	0.20	0.23
B1	3.80		4.10	D		1.05	
B2		5.00		D1	0.40		0.62

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.05 mm.
3. The pad layout is for reference purposes only.

NOTICE

Leiditech reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. Leiditech does not assume any liability arising out of the application or use of any product described herein.